一种新颖的集成电路版图验证方法
일충신영적집성전로판도험증방법
A New Method for Layout Verification of Integrated Circuits
저자의 최근 논문