FPGA动态局部可重构中基于TBUF总线宏设计
FPGA동태국부가중구중기우TBUF총선굉설계
Design of Bus Macro-based TBUF for FPGA Dynamic Reconfiguration