深亚微米工艺下片上存储结构的体系结构级功耗模型
심아미미공예하편상존저결구적체계결구급공모모형
An Architecture-Level Power Model of On-Chip Memories in Deep-Submicron Technology
저자의 최근 논문