基于Verilog HDL的MTM总线主模块有限状态机设计
기우Verilog HDL적MTM총선주모괴유한상태궤설계
Design of MTM Bus Master Module' s Finite State Machine Based on Verilog HDL
  • 万方数据
    计算机测量与控制 계산궤측량여공제
    COMPUTER MEASUREMENT & CONTROL
    2010年 3期 682-684 ,共3页

    陈星%黄考利%连先耀%王振生

    진성%황고리%련선요%왕진생

    Verilog%HDL%有限状态机%MTM总线 Verilog%HDL%有限狀態機%MTM總線
    Verilog%HDL%유한상태궤%MTM총선
    Verilog HDL%FSM%MTM bus
    针对MTM总线主模块的设计需求,在分析MTM总线通信协议基础上,给出了MTM总线主控制模块的有限状态机模型;该有限状态机作为主控制模块的核心,主要用于完成控制MTM总线的消息传送顺序;分析了MTM总线结构体系和有限状态机设计的主要方法步骤,通过QUARTUS Ⅱ开发平台,基于Verilog HDL语言对该有限状态机进行了设计实现与仿真验证;基于该有限状态机的MTM总线主通信模块已经设计实现,并在工程中得到应用.性能稳定.
    침대MTM총선주모괴적설계수구,재분석MTM총선통신협의기출상,급출료MTM총선주공제모괴적유한상태궤모형;해유한상태궤작위주공제모괴적핵심,주요용우완성공제MTM총선적소식전송순서;분석료MTM총선결구체계화유한상태궤설계적주요방법보취,통과QUARTUS Ⅱ개발평태,기우Verilog HDL어언대해유한상태궤진행료설계실현여방진험증;기우해유한상태궤적MTM총선주통신모괴이경설계실현,병재공정중득도응용.성능은정.
    To the demand of designing MTM master module, on the base of analyzing the protocol of MTM bus, this paper puts forward the model of MTM bus Master module' s finite state machine. The FSM is the core of master module, it controls the transmission of the messages on the MTM bus. Introduced the structure of MTM bus and the main methods of design a FSM, design a MTM bus Master Mod-ule' s finite state machine based on Verilog HDL, proved the design in the circumstance of QuartusⅡ. The MTM master module based on this FSM has already been realized and applied to the project, the function is favorable.
    원문보기 원문다운로드 사이트로이동
저자의 최근 논문