FPGA中低噪声CCD时序驱动电路设计
FPGA중저조성CCD시서구동전로설계
Design of CCD timing drive circuit with low noise based on FPGA
저자의 최근 논문