FADEC硬件在回路测试系统设计
FADEC경건재회로측시계통설계
Design of Hardware-in-the-Loop Test System for FADEC
저자의 최근 논문