基于VHDL全状态伪随机序列发生器的设计
기우VHDL전상태위수궤서렬발생기적설계
Design of full state pseudo-random sequence generator based on VHDL
저자의 최근 논문