模拟电路内建自测试故障特征提取与优化
모의전로내건자측시고장특정제취여우화
Extraction and optimization of analog circuit built-in self test fault features
저자의 최근 논문