电子科技
電子科技
전자과기
IT AGE
2012年
4期
33-36
,共4页
郝卜%张阳%柴毅哲%卢超
郝蔔%張暘%柴毅哲%盧超
학복%장양%시의철%로초
逻辑函数%降维卡诺图%降维变量
邏輯函數%降維卡諾圖%降維變量
라집함수%강유잡낙도%강유변량
logic function%drop wei kanuo map%variable dimensionality reduction
讨论了降维卡诺图中降维变量的选择方法,给出了由逻辑函数表达式直接做降维卡诺图、用降维卡诺图化简逻辑函数的具体步骤和方法,并分析了在设计组合逻辑电路中,用降维卡诺图的方法去构造相对应的逻辑函数,从而实现其逻辑功能。
討論瞭降維卡諾圖中降維變量的選擇方法,給齣瞭由邏輯函數錶達式直接做降維卡諾圖、用降維卡諾圖化簡邏輯函數的具體步驟和方法,併分析瞭在設計組閤邏輯電路中,用降維卡諾圖的方法去構造相對應的邏輯函數,從而實現其邏輯功能。
토론료강유잡낙도중강유변량적선택방법,급출료유라집함수표체식직접주강유잡낙도、용강유잡낙도화간라집함수적구체보취화방법,병분석료재설계조합라집전로중,용강유잡낙도적방법거구조상대응적라집함수,종이실현기라집공능。
The selection of dimensionality reduction variables in lower Wei Kanuo Map is discussed.The logic function is given by the expression directly in drop Wei Kanuo map,with a falling Wei Kanuo map Simplification of logic functions of the specific steps and methods.An analysis is made of the design of combinational logic circuit diagram with the lower Wei Kanuo to construct the corresponding logic function in order to achieve its logic function.
