低功耗并行MIMO空间复用检测器的VLSI结构
저공모병행MIMO공간복용검측기적VLSI결구
Low power parallel VLSI architecture for spatially multiplexed MIMO detection
저자의 최근 논문