SEC-DED海明校验码算法研究及其FPGA实现
SEC-DED해명교험마산법연구급기FPGA실현
SEC-DED Hamming Check Code Algorithm and Its Implementation in FPGA
  • 万方数据
    中南民族大学学报：自然科学版 중남민족대학학보：자연과학판
    Journal of South-Central University for Nationalities
    2012年 3期 89-92 ,共4页

    何秉姣%刘科

    하병교%류과

    SEC-DED海明校验码%现场可编程门阵列%时序仿真 SEC-DED海明校驗碼%現場可編程門陣列%時序倣真
    SEC-DED해명교험마%현장가편정문진렬%시서방진
    SEC-DED Hamming check code%FPGA%timing simulation
    采用Multisim 11实现了SEC-DED海明码的编码、译码和纠错电路,并给出其相应时序仿真波形图.结果表明：其功能能满足SEC-DED的需要,为FPGA快速准确实现SEC-DED校验码提供了一种占用资源少、校验可靠高速的方案.
    채용Multisim 11실현료SEC-DED해명마적편마、역마화규착전로,병급출기상응시서방진파형도.결과표명：기공능능만족SEC-DED적수요,위FPGA쾌속준학실현SEC-DED교험마제공료일충점용자원소、교험가고고속적방안.
    The algorithm of SEC-DED Hamming check code and its encoding, decoding, circuits of error correction are realized by Muhisim 11, and their corresponding timing simulation waveforms are presented. It is indicated that its function can meet the needs of the SED-DED. This method is explored to realize the SEC-DED Hamming check code by FPGA quickly and accurately, occupying less resources.
    원문보기 원문다운로드 사이트로이동
저자의 최근 논문