利用PLL减小时钟前沿抖动的研究
이용PLL감소시종전연두동적연구
Research on Reducing Leading-edge Jitter of Clock Signal Based on PLL
저자의 최근 논문