高效率集成电路测试芯片设计方法
고효솔집성전로측시심편설계방법
Highly efficient design method of test chip for VLSI
저자의 최근 논문