FPGA设计中的时序收敛与时钟切换
FPGA설계중적시서수렴여시종절환
Sequence Convergence and Clock Switching in FPGA Disigning